

Feature	I3C		I3C Basic		Mandatory / Optional
	v1.0	v1.1.1/v1.2	v1.0	v1.1.1 /v1.2	
Dynamic Address Assignment	✓	✓	✓	✓	Mandatory <sup>1</sup>
Common Command Codes (CCCs)	✓	✓	✓	✓	Mandatory
Specified 1.2V-3.3V Operation for 50pf C load	✓	✓	✓	✓	Mandatory <sup>1</sup>
Target Reset	-	✓	-	✓	Mandatory
Error Detection and Recovery	✓	✓	✓	✓	Mandatory
Controller Role Request	✓	✓	✓	✓	Mandatory <sup>2</sup>
12.5 MHz SDR (Controller, Target and Legacy I2C Target Compatibility)	✓	✓	✓	✓	Optional <sup>3</sup>
In-Band Interrupt (w/MDB)	✓	✓	✓	✓	Mandatory <sup>2</sup>
Hot-Join Mechanism	✓	✓	✓	✓	Mandatory <sup>2</sup>
Secondary Controller	✓	✓	✓	✓	Mandatory
Specified 1.0V Operation for 100pf C load	-	-/✓	✓	✓	Optional
Set Static Address as Dynamic Address CCC (SETAASA)	-	✓	✓	✓	Optional
Synchronous Timing Control	✓	✓	-	-	Optional
Asynchronous Timing Control (Mode 0)	✓	✓	-	✓	Optional
Asynchronous Timing Control (Mode 1-3)	✓	✓	-	-	Optional
HDR-DDR	✓	✓	-	✓	Optional
HDR-TSL/TSP	✓	✓	-	-	Optional
HDR-BT (Multi-Lane Bulk Transport)	-	✓	-	✓	Optional
Grouped Addressing	-	✓	-	✓	Optional
Device-to-Device(s) Tunneling	-	✓	-	-	Optional
Multi-Lane for Speed (Dual/Quad for SDR and HDR-DDR)	-	✓	-	-	Optional
Monitoring Device Early Termination	-	✓	-	-	Optional
Availability	MIPI members only		Public		

Notes: <sup>1</sup> At least one option must be supported. <sup>2</sup> Mandatory for Controller and Optional for Target. <sup>3</sup> Optional but recommended.