



**Frequently Asked Questions (FAQ)
for MIPI I3C[®] v1.0 and I3C BasicSM v1.0**

**FAQ Version 1.0
8 December 2018**

MIPI Board Approved 8 December 2018

Public Release Edition

NOTICE OF DISCLAIMER

The material contained herein is provided on an “AS IS” basis. To the maximum extent permitted by applicable law, this material is provided AS IS AND WITH ALL FAULTS, and the authors and developers of this material and MIPI Alliance Inc. (“MIPI”) hereby disclaim all other warranties and conditions, either express, implied or statutory, including, but not limited to, any (if any) implied warranties, duties or conditions of merchantability, of fitness for a particular purpose, of accuracy or completeness of responses, of results, of workmanlike effort, of lack of viruses, and of lack of negligence. ALSO, THERE IS NO WARRANTY OR CONDITION OF TITLE, QUIET ENJOYMENT, QUIET POSSESSION, CORRESPONDENCE TO DESCRIPTION OR NON-INFRINGEMENT WITH REGARD TO THIS MATERIAL.

IN NO EVENT WILL ANY AUTHOR OR DEVELOPER OF THIS MATERIAL OR MIPI BE LIABLE TO ANY OTHER PARTY FOR THE COST OF PROCURING SUBSTITUTE GOODS OR SERVICES, LOST PROFITS, LOSS OF USE, LOSS OF DATA, OR ANY INCIDENTAL, CONSEQUENTIAL, DIRECT, INDIRECT, OR SPECIAL DAMAGES WHETHER UNDER CONTRACT, TORT, WARRANTY, OR OTHERWISE, ARISING IN ANY WAY OUT OF THIS OR ANY OTHER AGREEMENT RELATING TO THIS MATERIAL, WHETHER OR NOT SUCH PARTY HAD ADVANCE NOTICE OF THE POSSIBILITY OF SUCH DAMAGES.

The material contained herein is not a license, either expressly or impliedly, to any IPR owned or controlled by any of the authors or developers of this material or MIPI. Any license to use this material is granted separately from this document. This material is protected by copyright laws, and may not be reproduced, republished, distributed, transmitted, displayed, broadcast or otherwise exploited in any manner without the express prior written permission of MIPI Alliance. MIPI, MIPI Alliance and the dotted rainbow arch and all related trademarks, service marks, tradenames, and other intellectual property are the exclusive property of MIPI Alliance Inc. and cannot be used without its express prior written permission. The use or implementation of this material may involve or require the use of intellectual property rights (“IPR”) including (but not limited to) patents, patent applications, or copyrights owned by one or more parties, whether or not members of MIPI. MIPI does not make any search or investigation for IPR, nor does MIPI require or request the disclosure of any IPR or claims of IPR as respects the contents of this material or otherwise.

Without limiting the generality of the disclaimers stated above, users of this material are further notified that MIPI: (a) does not evaluate, test or verify the accuracy, soundness or credibility of the contents of this material; (b) does not monitor or enforce compliance with the contents of this material; and (c) does not certify, test, or in any manner investigate products or services or any claims of compliance with MIPI specifications or related material.

Questions pertaining to this material, or the terms or conditions of its provision, should be addressed to:

MIPI Alliance, Inc.
c/o IEEE-ISTO
445 Hoes Lane, Piscataway New Jersey 08854, United States
Attn: Managing Director

Special Note Concerning I3C and I3C Basic

As described in the I3C Basic specification, certain parties have agreed to grant additional rights to I3C Basic implementers, beyond those rights granted under the MIPI Membership Agreement or MIPI Bylaws. Contribution to or other participation in the development of this FAQ document does not create any implication that a party has agreed to grant any additional rights in connection with I3C Basic. Consistent with the statements above, nothing in or about this FAQ document alters any party’s rights or obligations associated with I3C or I3C Basic.

Contents

1	Introduction	1
2	Frequently Asked Questions.....	2
2.1	Introduction to MIPI I3C.....	2
Q1.1	What is MIPI I3C and I3C Basic?	2
Q1.2	What does the I3C acronym mean?	2
Q1.3	Why is MIPI I3C being introduced?	2
Q1.4	What are the main features of MIPI I3C?	2
Q1.5	How many signal lines does I3C have?	2
Q1.6	Does I3C require pull-up resistors on the bus like I ² C?	2
Q1.7	Who is I3C intended for?	3
Q1.8	Why replace I ² C with I3C?	3
Q1.9	Does I3C use less power than I ² C?	3
Q1.10	Is anyone currently using I3C?	3
Q1.11	How is I3C different from I ² C?	3
Q1.12	Is I3C backward compatible with I ² C?	3
Q1.13	What is the maximum number of I3C devices that can be connected on the same bus?	3
Q1.14	Can there be more than one I3C Slave inside a chip?	3
Q1.15	Can I3C and I ² C co-exist on the same bus?	3
Q1.16	What is the bitrate for I3C?	4
Q1.17	Can I3C Slaves initiate communication (i.e., interrupt the Master)?	4
Q1.18	Is it possible to have multiple Masters on the same I3C bus?	4
Q1.19	How can Masters and Slaves communicate on the I3C bus?	4
Q1.20	What are CCCs (Common Command Codes) and why are they used?	4
Q1.21	Why replace SPI (Serial Peripheral Interface) with I3C?	4
2.2	MIPI I3C Specification.....	5
Q2.1	How can the MIPI I3C Specifications be obtained?	5
Q2.2	Does I3C support inclusion of I ² C devices on the bus, and at what speed?	5
Q2.3	When is the pull-up resistor enabled?	5
Q2.4	Is a High-Keeper needed for the I3C bus?	5
Q2.5	What is a Provisional ID, and why is it needed?	5
Q2.6	How do the first 32 bits of the Provisional ID work? Are they random or fixed? ...	6
Q2.7	What if the Master detects a collision during Dynamic Address Assignment (DAA)?	6
Q2.8	What CCCs must my Slave support before a dynamic address is assigned?	6
Q2.9	What are some of the I3C bus conditions when the bus is considered inactive?	6
Q2.10	When my device drives the bus, does it need to see a STOP before a Bus Idle?	7
Q2.11	When can an I3C Slave issue an In-Band Interrupt (IBI)?	7
Q2.12	What is Hot-Join?	7
Q2.13	Can I3C Hot-Join Slave devices be used on a legacy I ² C bus?	7
Q2.14	What are the I3C bus activity states?	7
Q2.15	Is there any time-stamping capability defined in the I3C bus?	8
Q2.16	Is there a maximum limit to I3C bus payload?	8
Q2.17	Does the I3C bus enable ‘Bridges’?	8
Q2.18	Can a Slave indicate any speed limit that it might have?	8

Q2.19	Is there any test mode in the I3C bus?	8
Q2.20	Are there any error detection and recovery methods in I3C?	9
Q2.21	During HDR-DDR Mode CRC 5 transmission, how many clocks should I be looking for?	9
Q2.22	Can a Master issue a STOP condition regardless of whether or not a Slave has issued an acknowledgment indicating a completed transaction?.....	9
2.3	Implementation: Ecosystem.....	10
Q3.1	Who is defining the MIPI I3C specifications?.....	10
Q3.2	Which companies are part of the MIPI Sensor Working Group?.....	10
Q3.3	What is the availability of development hardware for I3C prototyping, including FPGAs?.....	10
Q3.4	What is the I3C IP core availability in the market?	10
2.4	Implementation: As a System Designer	11
Q4.1	What is the maximum capacitance load allowed on the I3C bus?.....	11
Q4.2	What is the maximum wire length for I3C communication?.....	11
Q4.3	Can I ² C repeaters be used for I3C?.....	11
Q4.4	Will the I ² C devices respond to I3C commands?.....	11
Q4.5	How are communication conflicts resolved on the I3C bus?.....	11
Q4.6	Can I3C devices cause the communication bus to ‘hang’?.....	11
Q4.7	Will all I3C devices be compatible with all CCCs?.....	12
2.5	Implementation: As a Software Developer	12
Q5.1	Are there any companion MIPI I3C specifications that enable SW development?	12
Q5.2	Are there software libraries available (or about to be) for I3C?	12
2.6	Interoperability Workshops.....	13
Q6.1	What is a MIPI I3C Interoperability Workshop?	13
Q6.2	What is the output from a MIPI I3C Interoperability Workshop?	13
Q6.3	Are MIPI I3C Interoperability Workshops an ongoing activity?.....	13
Q6.4	Who can attend or participate in a MIPI I3C Interoperability Workshop?	13
Q6.5	What HW/SW is typically needed to participate in a MIPI I3C Interoperability Workshop?	13
2.7	Up and Coming	14
Q7.1	What future MIPI specifications will be leveraging I3C?	14
Q7.2	Are there any impending MIPI I3C fixes/errata that should be applied now?.....	14
Q7.3	Are any revisions to MIPI I3C v1.0 expected?.....	14
Q7.4	What new features, if any, are coming to MIPI I3C or I3C Basic?	14
2.8	Clarification, Disambiguation, and Allowances for v1.0	15
Q8.1	Can Sync and Async time control be enabled at the same time?.....	15
Q8.2	Is there a way to turn off Time Control?.....	15
Q8.3	Do I have to wait the full 1ms for Hot-Join?	15
Q8.4	Is there any way to exit from an S0/S1 error other than waiting for an Exit Pattern?.....	15
Q8.5	What happens if the Master crashes during a Read?.....	15
Q8.6	If a device has a t _{SCO} value greater than 12 ns, does that mean it doesn’t qualify as an I3C Device?	15
Q8.7	Does Figure 44 HDR-DDR Format apply for Command, Data, and CRC? Or only for Data?	16

08-Dec-2018

Q8.8	Does the Master provide an additional CLK after the Terminate Condition and before the Restart/Exit Pattern, as shown in Figure 52 Master Terminates Read?.....	16
Q8.9	In a Hot-Join, when should the DISEC CCC be sent? After ACK, or after NACK?.....	16
2.9	Conformance Testing.....	17
Q9.1	What is a MIPI Conformance Test Suite (CTS)?.....	17
Q9.2	Is there a CTS for I3C v1.0?	17
Q9.3	What is the scope of tests for the I3C v1.0 CTS?	17
Q9.4	Does the I3C Interoperability Workshop follow the I3C CTS?	17
Q9.5	What details are provided for each I3C CTS test case?	17
2.10	Legal & Intellectual Property Related Questions	18
Q10.1	Is MIPI I3C Basic royalty free?	18
Q10.2	What license terms apply to MIPI I3C v1.x?	18
3	Terminology	19
3.1	Definitions.....	19
3.2	Abbreviations	19
3.3	Acronyms.....	20
4	References	21

This page intentionally left blank.

1 Introduction

This FAQ has been developed to introduce the MIPI I3C [MIP101] and I3C Basic [MIP110] Specifications to developers and users. It answers questions raised to the MIPI Alliance Sensor Working Group (WG) after MIPI Board adoption of I3C v1.0, or late in development of v1.0 after the technical freeze by the WG and after MIPI Board adoption of I3C Basic v1.0.

The Sensor WG has compiled these frequently asked questions (FAQs) to assist Member implementation activity. Some areas also include clarification when an area of the Specification was ambiguous, and this FAQ will show the intended resolution of the ambiguity. Many of these topics reflect areas of planned improvements for a future update to I3C v1.0 and I3C Basic v1.0, showing how a v1.0 implementation can be better prepared and/or compliant in advance.

Throughout this FAQ document, unless otherwise noted, the terms ‘MIPI I3C’ and ‘I3C’ refer to both MIPI I3C [MIP101] and MIPI I3C Basic [MIP110].

Note:

None of the answers in this FAQ are intended to overwrite or overrule the information in the I3C Specification itself.

The FAQ questions are organized into Sections by topic, based on the reader’s level of familiarity with the I3C Specification and implementation:

Section	Title	Focus
2.1	Introduction to MIPI I3C	I’ve heard about I3C. Where can I read a bit more about it?
2.2	MIPI I3C Specification	I’ve started to read the I3C Specification. Tell me a bit more about the frequently asked questions, so I can better understand some of the details in the Specification.
2.3	Implementation: Ecosystem	Questions related to design kits, IP, test, and other parts of the enablement ecosystem.
2.4	Implementation: As a System Designer	Questions asked by early system designers.
2.5	Implementation: As a Software Developer	Questions asked by early software developers.
2.6	Interoperability Workshops	Questions asked by early Interoperability Workshop participants.
2.7	Up and Coming	Questions related to the next revision (and/or Errata) of the I3C Specification.
2.8	Clarification, Disambiguation, and Allowances for v1.0	Questions related to ambiguous text in the I3C v1.0 and I3C Basic Specifications, and areas that a v1.0 device is allowed to enhance in advance of I3C v1.1.
2.9	Conformance Testing	Questions related to testing device conformance to the I3C Specification.
2.10	Legal & Intellectual Property Related Questions	Questions related to legal and IPR aspects of the I3C and I3C Basic Specifications and implementations.

2 Frequently Asked Questions

17 This FAQ is organized into several topics:

- 18 • *Section 2.1: Introduction to MIPI I3C*
- 19 • *Section 2.2: MIPI I3C Specification*
- 20 • *Section 2.3: Implementation: Ecosystem*
- 21 • *Section 2.4: Implementation: As a System Designer*
- 22 • *Section 2.5: Implementation: As a Software Developer*
- 23 • *Section 2.6: Interoperability Workshops*
- 24 • *Section 2.7: Up and Coming*
- 25 • *Section 2.8: Clarification, Disambiguation, and Allowances for v1.0*
- 26 • *Section 2.9: Conformance Testing*
- 27 • *Section 2.10: Legal & Intellectual Property Related Questions*

2.1 Introduction to MIPI I3C

Q1.1 What is MIPI I3C and I3C Basic?

28 MIPI I3C is a serial communication interface specification that improves upon the features, performance,
29 and power use of I²C, while maintaining backward compatibility for most devices.

30 MIPI I3C Basic is technically identical to MIPI I3C, except with a reduced feature set and RAND-Z licensing
31 (see *Section 2.10*).

Q1.2 What does the I3C acronym mean?

32 The official name is *MIPI Alliance Improved Inter Integrated Circuit*.

Q1.3 Why is MIPI I3C being introduced?

33 The main purpose of MIPI I3C is threefold:

- 34 1. To standardize sensor communication,
- 35 2. To reduce the number of physical pins used in sensor system integration, and
- 36 3. To support low power, high speed, and other critical features that are currently covered by I²C and
37 SPI.

38 MIPI I3C's purpose is now widening to cover many types of devices currently using I²C/SMBus, SPI, and
39 UART.

Q1.4 What are the main features of MIPI I3C?

40 MIPI I3C carries the advantages of I²C in simplicity, low pin count, easy board design, and multi-drop (vs.
41 point to point), but provides the higher data rates, simpler pads, and lower power of SPI. I3C then adds higher
42 throughput for a given frequency, in-band interrupts (from Slave to Master), dynamic addressing, advanced
43 power management, and hot-join.

Q1.5 How many signal lines does I3C have?

44 I3C has two signal lines: Data (SDA) and Clock (SCL).

Q1.6 Does I3C require pull-up resistors on the bus like I²C?

45 No, I3C Masters control an active pull-up resistance on SDA, which they can enable and disable. This may
46 be a board-level resistor controlled by a pin, or it may be internal to the Master.

Q1.7 Who is I3C intended for?

47 I3C was initially intended for mobile applications as a single interface that can be used for all digitally
48 interfaced sensors. However, it is now intended for all mid-speed embedded and deeply embedded
49 applications across sensors, actuators, power regulators, MCUs, FPGAs, etc. The interface is useful for other
50 applications, as it offers high-speed data transfer at very low power levels while allowing multi-drop, which
51 is highly desirable for any embedded system.

Q1.8 Why replace I²C with I3C?

52 While I²C has seen wide adoption over the years, it lacks some critical features – especially as mobile and
53 mobile-influenced systems continue to integrate more and more sensors and other components. I²C
54 limitations worth mentioning include: 7-bit fixed address (no virtual addressing), no in-band interrupt
55 (requires additional wires/pins), limited data-rate, and the ability of Slaves to stretch the clock (thus
56 potentially hanging up the system, etc.). I3C aims both to fix these limitations and to add other enhancements.

Q1.9 Does I3C use less power than I²C?

57 The power consumption per bit transfer in all I3C modes is more efficient than I²C, due to the use of push-
58 pull (vs. open-drain) and strong pull-up signaling.
59 Further, I3C can save considerable device power through higher data rates (because the device can be put
60 back to sleep sooner), built-in configuration and control (without intruding on the main communication
61 protocols), in-band interrupt (IBI) as a low-cost wake mechanism, and the ability for Slaves to shut down all
62 internal clocks while still operating correctly on the I3C bus.

Q1.10 Is anyone currently using I3C?

63 I3C has been implemented and interoperability tested across a multitude of companies, and all of the major
64 IP providers have products available. Silicon devices with I3C are becoming available, with even more
65 coming throughout 2019.

Q1.11 How is I3C different from I²C?

66 I3C offers dynamic address assignment, Slave-initiated communication, and significantly higher
67 communication speeds than I²C.

Q1.12 Is I3C backward compatible with I²C?

68 Yes, most I²C Slave devices can be operated on an I3C bus, as long as they have a 50 ns glitch filter and do
69 not attempt to stall the clock. Such use will not degrade the speed of communications to I3C Slaves, requiring
70 only decreased speed when communicating with the I²C Slaves.
71 I3C Slave devices with a Static Address can operate as I²C Slaves on an I²C bus; optionally, they can also
72 have a 50 ns spike filter..

Q1.13 What is the maximum number of I3C devices that can be connected on the same bus?

73 The I3C bus is limited to around a dozen devices.

Q1.14 Can there be more than one I3C Slave inside a chip?

74 Yes, multi-Slave I3C chips are possible.

Q1.15 Can I3C and I²C co-exist on the same bus?

75 Yes, both I3C and I²C can share the same bus. See *Question Q1.12* regarding I3C backward compatibility
76 for details.

Q1.16 What is the bitrate for I3C?

77 I3C has several modes, each with associated bitrate(s). The base raw bitrate is 12.5 Mbps, with 11 Mbps real
78 data rate at 12.5 MHz clock frequency (this is the only mode supported in I3C v1.0 and I3C Basic v1.0). The
79 maximum raw bitrate is 33.3 Mbps at 12.5 Mhz, with real data rate of 30 Mbps (this is achieved via HDR
80 modes that are currently only available in I3C v1.0).

81 Most traffic will use the 10 to 11 Mbps rate, while large messages can use one of the higher data rate modes.

Q1.17 Can I3C Slaves initiate communication (i.e., interrupt the Master)?

82 Yes, I3C Slaves can initiate communication. Communication conflicts are solved by Slave address
83 arbitration.

Q1.18 Is it possible to have multiple Masters on the same I3C bus?

84 Yes, I3C allows for multiple Masters on the same bus. I3C has one Main Master that initially configures the
85 bus and act as an initial current Master. Optionally, the bus can have multiple Secondary Master devices that
86 initially act as Slaves. Any Secondary Master device can request to become the current Master. Once the
87 current Master agrees, and transfers the current Master control to a given Secondary Master device, then that
88 device becomes the current Master.

Q1.19 How can Masters and Slaves communicate on the I3C bus?

89 The basic byte-based messaging schemes of I²C and SPI map easily onto I3C. Additionally, a set of common
90 command codes (CCCs) has been defined for standard operations like enabling and disabling events,
91 managing I3C specific features (dynamic addressing, timing control, etc.), and others. CCCs can be either
92 broadcasted (sent to all devices on the bus), or directed at a specific device on the bus.

93 CCCs do not interfere with, and do not use up any of the message space of, normal Master-to -Slave
94 communications. I3C provides a separate namespace for CCCs.

Q1.20 What are CCCs (Common Command Codes) and why are they used?

95 The CCCs are the commands that an I3C Master uses to communicate to some or all of the Slaves on the I3C
96 bus. The CCCs are sent to the I3C broadcast address (which is 7'h7E) so as not to interfere with normal
97 messages sent to a Slave. The CCCs are used for standard operations like enabling/disabling events,
98 managing I3C specific features and other bus operations. CCCs can be either broadcasted (sent to all the
99 devices on the bus), or directed at specific devices on the bus. All CCCs (i.e., the command numbers) are
100 allocated by MIPI Alliance, with some reserved for specific purposes that include MIPI Alliance
101 enhancements and vendor extensions.

Q1.21 Why replace SPI (Serial Peripheral Interface) with I3C?

102 SPI requires four wires and has many different implementations because there is no clearly defined standard.
103 In addition SPI requires one additional chip select (or enable) wire for each additional device on the bus,
104 which quickly becomes cost-prohibitive in terms of number of pins and wires, and power. I3C aims to fix
105 that, as it uses only two wires and is well defined.

106 I3C covers most of the speed range of SPI, but is not intended for the highest speed grades that really only
107 work well with a point-to-point interface, such as for SPI Flash.

2.2 MIPI I3C Specification

Q2.1 How can the MIPI I3C Specifications be obtained?

108 The MIPI I3C Basic v1.0 Specification [*MIP110*] was made publicly available in December 2018. Non-
109 members may download the I3C Basic specification by visiting the MIPI I3C page on the MIPI Alliance
110 website: <https://www.mipi.org/specifications/i3c-sensor-specification>. MIPI Alliance members have access
111 and rights to the I3C Basic specification through their MIPI membership and member website.

112 MIPI Alliance members have access and rights to the MIPI I3C v1.0 Specification [*MIP101*] through their
113 MIPI membership and member website.

Q2.2 Does I3C support inclusion of I²C devices on the bus, and at what speed?

114 I3C supports legacy I²C devices using Fast-mode (400KHz) and FastMode+ (1MHz) with the 50ns spike
115 filter, but not the other I²C modes, and not devices lacking the spike filter, or that stretch the clock.

Q2.3 When is the pull-up resistor enabled?

116 Much of the activity on the I3C bus is in push-pull mode (that is, with the pull-up resistor disabled) in order
117 to achieve higher data rate. However for some bus management activities, and for backwards compatibility
118 with I²C, pull-up-resistor-based open-drain mode is enabled. For example: arbitration during dynamic
119 address assignment, and in-band interrupt. Also, the ACK/NACK during the 9th bit is done using pull-up
120 resistor. With few exceptions, it is the responsibility of the I3C Master to provide open-drain class pull-up
121 resistor when the bus is in the open drain mode.

Q2.4 Is a High-Keeper needed for the I3C bus?

122 A high-keeper is used for Master-to-Slave and Slave-to-Master bus hand-off, as well as optionally when the
123 bus is idle. The high-keeper may be a passive weak pull-up resistor on the bus, or an active weak pull-up or
124 equivalent in the Master. The high-keeper only has to be strong enough to prevent system-leakage from
125 pulling the bus low. At the same time, the high-keeper has to be weak enough that a Slave with a normal I_{OL}
126 driver is able to pull the bus line low within the minimum period.

Q2.5 What is a Provisional ID, and why is it needed?

127 During bus initialization, the I3C Master assigns a 7-bit dynamic address to each device on the bus. For this
128 to happen, each Slave device must have a 48-bit Provisional ID (that is, provisioned with its ID). The
129 Provisional ID has multiple fields, including MIPI Manufacturer ID and a vendor-defined part number. The
130 I3C Slave may also have a static address, which if the Master knows it, allows for faster assignment of the
131 dynamic address.

Q2.6 How do the first 32 bits of the Provisional ID work? Are they random or fixed?

132 The first part of the ID contains a unique manufacturer ID. Companies do not have to be MIPI Alliance
133 members to be assigned a unique manufacturer ID.

134 The second part of the ID normally contains a part number (which is normally divided up into general and
135 specific part info for that vendor), as well as possibly an instance number which allows for multiple instances
136 of the same device on the same bus. The instance ID is usually fed from a pin-strap, or fuse(s), or non-volatile
137 memory (NVM).

138 A random number may be used for the part number, although normally only for test mode, as set by the
139 Master using the ENTMM (Enter Test Mode) CCC. When a device that supports random values enters the
140 test mode, the PID[31:0] bits are randomized. When the Master exits the test mode, the devices reset bits
141 PID[31:0] to their default value. The use of a random number allows for many instances of the same device
142 to be attached to a gang programmer/tester, relying on the random number to uniquely give each a dynamic
143 address.

Q2.7 What if the Master detects a collision during Dynamic Address Assignment (DAA)?

144 With most configurations, this is not possible; each device will have its own manufacturer ID and part
145 number, so no collisions are possible. If more than one instance of the same device is used on the same bus,
146 then each instance must have a separate instance ID; otherwise there would be a collision. Likewise, if any
147 device is using a random number for its part number, then multiple instances from that manufacturer could
148 collide (i.e., could have the same random value that time).

149 If the Master knows the number of devices on the bus then it can detect this condition, since the number of
150 dynamic addresses assigned would be less than the number of devices. Once detected, the I3C Master can
151 take steps to resolve such collisions, for example by resetting DAA and restarting the process, or by declaring
152 a system error after a set maximum number (e.g., 3) of such attempts fail.

Q2.8 What CCCs must my Slave support before a dynamic address is assigned?

153 All I3C devices must be able to process broadcast CCCs at any time, whether or not they have been assigned
154 a dynamic address (DA). For example, an I3C device may act as an I²C device before it gets its DA assigned.
155 However, it is expected to ACK the START with 7'h7E; the only exception would be if this device choosing
156 to remain only as an I²C device, in which case, it would leave any 50ns spike filter enabled. For those devices
157 that do recognize START and address 7'h7E, those may see any CCC and not just ENTDA (Enter DA
158 Assignment) or SETDASA (Set Dynamic Address from Static Address). See the I3C Specification for the
159 required CCCs. The device can determine the effect of each CCC based on whether or not it has the DA
160 assigned (e.g., the RSTDAA CCC [Reset DA Address] will probably have no effect before the DA has been
161 assigned).

Q2.9 What are some of the I3C bus conditions when the bus is considered inactive?

162 In addition to open drain, pull-up and high-keeper, the I3C bus has three distinct conditions under which the
163 bus is considered inactive: Bus Free, Bus Available, and Bus Idle.

- 164 • **Bus Free** condition is defined as a period occurring after a STOP and before a START and for a
165 given duration (e.g., t_{CAS} and t_{BUF} timing).
- 166 • **Bus Available** condition is defined as a Bus Free condition for at least t_{AVAIL} duration. A Slave may
167 only issue a START request (e.g., for In-Band Interrupt or Master Handoff) after a bus available
168 condition.
- 169 • **Bus Idle** condition is defined to help ensure bus stability during hot-join events. This condition is
170 defined as a period during which the Bus Available condition is sustained continuously for a
171 duration of at least t_{IDLE} .

Q2.10 When my device drives the bus, does it need to see a STOP before a Bus Idle?

172 For normal active I3C Slaves, yes. They should only drive the bus for an In-Band Interrupt (IBI) when they
173 have seen a STOP and the $t_{\text{BusAvailable}}$ time has elapsed (about 1 μ s), and in response to a START (but not a
174 Repeated START).

175 For hot-join devices, they do not know the bus condition, so they wait until the bus is IDLE, which means
176 the SCL and SDA are both high for the t_{IDLE} period (about 1ms).

Q2.11 When can an I3C Slave issue an In-Band Interrupt (IBI)?

177 An I3C Slave can issue the IBI in the following two ways:

- 178 • Following a START (but not a Repeated START)
- 179 • If no START is forthcoming within the bus available condition, then an I3C Slave can issue a
180 START request by pulling the SDA line low. The I3C Master would then complete the START
181 condition by pulling the SCL clock line low and taking over the SDA.

Q2.12 What is Hot-Join?

182 The I3C bus protocol supports a mechanism for Slaves to join the I3C bus after the bus is already configured.
183 This mechanism is called Hot-Join. The I3C Specification defines the conditions under which a Slave can do
184 that, e.g., a Slave must wait for a bus idle condition.

Q2.13 Can I3C Hot-Join Slave devices be used on a legacy I²C bus?

185 Only if they have a way to turn off the Hot-Join feature. Hot-Join is not compatible with I²C masters, so Hot-
186 Join would have to be disabled for the Slave to be used on a legacy I²C bus. The disabling of the Hot-Join
187 feature should be done via some feature that is not part of the I3C protocol (i.e., not via the DISEC command),
188 since an I2C master does not support the I3C protocol.

Q2.14 What are the I3C bus activity states?

189 The I3C bus activity states provides a mechanism for the Master to inform the Slaves about the expected
190 upcoming levels of activity or inactivity on the bus, in order to help Slaves better manage their internal states
191 (e.g., to save power).

192 The four activity states (and their expected activity interval) are:

- 193 • **Activity State 0:** Normal activity
- 194 • **Activity State 1:** Expect quiet for at least 100 μ s
- 195 • **Activity State 2:** Expect quiet for at least 2 ms
- 196 • **Activity State 3:** Expect quiet for at least 50 ms

Q2.15 Is there any time-stamping capability defined in the I3C bus?**Note:**

This question does not apply to I3C Basic v1.0.

Yes. The I3C bus supports an optional time control mechanism. One mode is synchronous (from the synchronized timing reference) and four modes are asynchronous (Slave provides timestamp data). All I3C Masters are expected to support at least Async Mode 0.

- **Synchronous:** The Master emits a periodic time sync that allows Slaves to set their sampling time relative to this sync. This may be used in conjunction with one of the Asynchronous modes.
- **Asynchronous:** The Slaves apply their own timestamp to the data at the time they acquire samples, permitting the Master to time-correlate samples received from multiple different Slaves or sensors.

There are four types of asynchronous time controls:

- **Async Mode 0:** Basic mode that assumes that a Slave has access to a reasonably accurate and stable clock source to drive the time stamping – at least accurate for the duration of the time it has to measure (i.e., from event to IBI). A set of counters, in conjunction with IBI, are used to communicate time stamping information to the Master.
- **Async Mode 1:** Advanced mode extends the basic mode by using some mutually identifiable bus events like, I3C START.
- **Async Mode 2:** High precision mode that uses SCL falling edges (for SDR and HDR-DDR modes) as a common timing reference for Master and Slave. A burst oscillator is used to interpolate the time between a detected event and next SCL falling edge. For HDR-TSL and HDR-TSP modes, the mode uses both SDA transitions and SCL transitions as a timing reference.
- **Async Mode 3:** Highest-precision triggerable mode that supports precise time triggering and measurement across multiple transducers applications like beam forming.

Q2.16 Is there a maximum limit to I3C bus payload?

By default, there is no limit to the maximum message length. To reduce bus availability latency across multiple Slaves, the I3C bus allows negotiating for maximum message lengths between Master and Slave. Further, Read terminate is possible from the Master, to allow regaining control of the bus under a long message.

Q2.17 Does the I3C bus enable ‘Bridges’?

Bridge devices are expected to enable an I3C bus to be bridged to other protocols, such as SPI, UART, etc. A CCC is defined to enable bridging devices, where the Master knows in advance that certain devices are bridges.

Q2.18 Can a Slave indicate any speed limit that it might have?

All I3C Slaves must be tolerant of the 12.5 MHz maximum frequency, and all Slaves must be able to manage those speeds for CCCs. But Slaves may limit the maximum effective data rate for private message – either write, read, or both.

Q2.19 Is there any test mode in the I3C bus?

Yes. A pair of directed and broadcast CCCs is available for the Master to enter/exit the test modes.

Q2.20 Are there any error detection and recovery methods in I3C?

232 Yes, the I3C bus has elaborate error detection and recovery methods. Seven Slave error types (S0 to S6) and
233 three Master error types (M0 to M2) are defined for the SDR mode, along with suggested recovery methods.
234 Similarly, a set of errors are defined for each of the HDR modes.

Q2.21 During HDR-DDR Mode CRC 5 transmission, how many clocks should I be looking for?

235 **Note:**

236 *This question does not apply to I3C Basic v1.0.*

237 The CRC transmission ends at bit 6 (counting down from 15), but bit 5 allows High-Z.

Q2.22 Can a Master issue a STOP condition regardless of whether or not a Slave has issued an acknowledgment indicating a completed transaction?

238 The STOP can be issued anywhere the Slave is not driving the SDA during SCL high. It may not be
239 appropriate to do so in terms of completion of a message. But ACK and completed transaction do not belong
240 together in I3C.

2.3 Implementation: Ecosystem

Q3.1 Who is defining the MIPI I3C specifications?

241 The I3C specification is defined by the MIPI Sensor Working Group formed in 2013, and I3C Basic is defined
242 by the I3C Basic Ad-Hoc Working Group formed in 2018. Both groups are MIPI Alliance initiatives.

Q3.2 Which companies are part of the MIPI Sensor Working Group?

243 The MIPI Sensor Working Group includes representatives from AMD, Broadcom, Cadence, IDT, Intel,
244 InvenSense, Knowles, Lattice Semiconductor, MediaTek, Mentor Graphics, Nvidia, NXP, Qualcomm,
245 QuickLogic, Sony, STMicroelectronics, Synopsys, VLSI Plus, and others. It is chaired by Ken Foust of Intel,
246 and vice-chaired by Satwant Singh of Lattice Semiconductor.

Q3.3 What is the availability of development hardware for I3C prototyping, including FPGAs?

247 A few vendors have provided FPGA based design kits, including some low-cost FPGAs that might be good
248 enough for smaller production runs.

Q3.4 What is the I3C IP core availability in the market?

249 Some vendors have started to offer Slave and/or Master IP cores for integration into ASIC devices and
250 FPGAs, including a free-of-cost Slave IP available for prototyping and integration.

2.4 Implementation: As a System Designer

Q4.1 What is the maximum capacitance load allowed on the I3C bus?

251 The I3C Specification lists the maximum per-device capacitance on SCL and SDA, but the goal is that most
252 or all devices will be well below that. Capacitance alone is not sufficient to determine maximum frequency
253 on the I3C bus (as with any bus). It is important to consider maximum propagation length, effect of stubs,
254 internal clock-to-data (t_{SCO}) of the Slaves, as well as capacitive load.

Q4.2 What is the maximum wire length for I3C communication?

255 The maximum wire length would be a function of speed, as all the reflections and bus turnaround must
256 complete within one cycle. Larger distances can be achieved at the lower speeds than at the higher ones. For
257 example at 1 meter (between Master and Slave), the maximum effective speed is around 6 MHz for read, to
258 allow for clock propagation time to Slave and SDA return time to Master.

Q4.3 Can I²C repeaters be used for I3C?

259 Not directly, for a couple of reasons:

- 260 1. The I3C bus works with push-pull modes (in addition to the open drain for some transfers), and
- 261 2. Much higher speeds. Most such devices are quite limited in speed, because of the lag effect of
262 changing states on SCL and SDA due to both series-resistance and assumptions about open-drain.

263 Long wire approaches are being evaluated for a future version of the I3C Specification.

Q4.4 Will the I²C devices respond to I3C commands?

264 No. The I3C CCCs are always preceded by I3C broadcast address 7'h7E. Since the I²C specification reserves
265 address 7'h7E, no legacy I²C Slave will match the I3C broadcast address, and thus would not respond to the
266 I3C commands. Likewise, the dynamic address assigned to I3C devices would not overlap the I²C static
267 addresses, so they would not respond to any I3C address (even if they could see it).

Q4.5 How are communication conflicts resolved on the I3C bus?

268 The I3C Slaves are only allowed to drive the bus under certain situations. Besides during a read and when
269 ACKing their own address, they may also drive after a START (but not Repeated START). After a START,
270 the I3C bus reverts back to open-drain pull-up resistor mode, thus the Slave that drives a low value (logic 0)
271 would win.

Q4.6 Can I3C devices cause the communication bus to 'hang'?

272 Unlike I²C, there is no natural way to 'hang' the bus. In I²C, clock stretching (where the Slave holds the clock
273 low, stopping it from operating) often causes serious problems with no fix: there's simply no way to get the
274 Slave's attention if it has hung the bus. By contrast, in I3C only the Master drives the clock, and so the Slave
275 performs all actions on SDA relative to that clock, thereby eliminating the normal causes of such hangs.

276 Further, since I3C is designed to ensure that I3C Slaves can operate their back-end I3C peripheral off the
277 SCL clock (vs. oversampling), problems elsewhere in the Slave will not translate into bus hangs.

278 If a system implementer is highly concerned about a Slave accidentally locking itself, then a separate hard-
279 reset line could be used. For the next revision of the I3C and I3C Basic Specifications, a feature called
280 Slave Reset is being added to reset non-responsive I3C Slaves (i.e., if a Master emits a certain pattern that
281 does not occur during regular communication, then the devices on the bus would treat it just like a hardwired
282 reset line).

Q4.7 Will all I3C devices be compatible with all CCCs?

283 No. Some CCCs are mandatory, while others are optional and a given device will either support them or not,
284 depending upon the device's capabilities.

2.5 Implementation: As a Software Developer**Q5.1 Are there any companion MIPI I3C specifications that enable SW development?**

285 Yes. The following MIPI Specifications are expected to help with SW development:

- 286 • *MIPI Specification for I3C Host Controller Interface (I3C HCI), v1.0 [MIP102]*
287 Creates a standard definition that allows a single OS driver (aka 'in-box driver') to support I3C
288 hardware from several vendors, while also allowing vendor-specific extensions or improvements.
289 The target audience of the HCI Specification is application processor host controllers; in
290 particular, developers of host controller (i.e., I3C main Master) hardware, and developers of I3C
291 host controller software.
- 292 • *MIPI Specification for Discovery and Configuration (DisCo), v1.0 [MIP103]*
293 Describes a standardized device discovery and configuration mechanism for interfaces based on
294 MIPI Specifications, which can simplify component design and system integration. Also oriented
295 to application processors.
- 296 • *MIPI DisCo Specification for I3C, v1.0 [MIP104]* (In development)
297 Allows operating system software to use ACPI (Advanced Configuration and Power Interface)
298 structures to discover and configure the I3C host controller and attached devices in ACPI-
299 compliant systems. Also oriented to application processors.
- 300 • In addition, a *System Integrators Application Note for I3C v1.0 and I3C Basic v1.0, v1.0 [MIP105]*
301 has been developed to help ASIC hardware developers, system designers, and others working in
302 the more deeply embedded I3C devices.

Q5.2 Are there software libraries available (or about to be) for I3C?

303 Core I3C infrastructure is being added to the Linux Kernel via patchwork.kernel.org.

2.6 Interoperability Workshops

Q6.1 What is a MIPI I3C Interoperability Workshop?

304 It is a MIPI Alliance sponsored event where different vendors bring their I3C implementations and check
305 interoperation with other vendors.

Q6.2 What is the output from a MIPI I3C Interoperability Workshop?

306 There are three major outputs from a MIPI I3C Interoperability Workshop:

- 307 • The vendors can get detailed information about how well their I3C implementations interoperate
- 308 with other vendors' implementation. Vendors can also compare their results with one another.
- 309 • MIPI Alliance can generate an overall picture that shows the industry state-of-the-I3C-
- 310 implementaion. For example, how many vendors have implemented I3C, and how many
- 311 implementations pass or fail against one another.
- 312 • The MIPI Sensor Work Group (SWG) gets better understanding about any major issues with the
- 313 I3C Specification. The SWG can then leverage that learning by adding to this FAQ, the *System*
- 314 *Integrators Application Note for I3C v1.0 and I3C Basic v1.0 [MIP105]*, and the next revision of
- 315 the I3C Specification.

Q6.3 Are MIPI I3C Interoperability Workshops an ongoing activity?

316 MIPI arranges a particular I3C Interoperability Workshop event in response to requests from its membership.

Q6.4 Who can attend or participate in a MIPI I3C Interoperability Workshop?

317 In general, any MIPI Alliance members who have I3C hardware ready to interop can participate.

Q6.5 What HW/SW is typically needed to participate in a MIPI I3C Interoperability Workshop?

318 While this could change in future, the minimal requirements to date have been the availability of a board
319 with an I3C device that can connect to other devices via the three wires SDA, SCL, and GND. It's also useful
320 to have software (e.g., running on a laptop connected to the board and I3C device) to interactively view
321 transmitted and received bus communications, but this might not be required for Slaves.

322 Currently there are solutions working at 3.3V and 1.8V.

2.7 Up and Coming

Q7.1 What future MIPI specifications will be leveraging I3C?

323 Many other MIPI Working Groups are in the process of leveraging the I3C specification. As of the writing
324 of this FAQ, the list includes:

- 325 • **Camera WG:** Camera Control Interface (CCI) chapter of the *MIPI Specification for Camera*
326 *Serial Interface 2 (CSI-2)*, v2.1 [**MIPI06**]
- 327 • **Display WG:** Multiple MIPI Specifications for Touch interfaces
- 328 • **Debug WG:** *MIPI Specification for Debug for I3C* [**MIPI07**] (In development)
- 329 • **RIO WG (Reduced I/O):** *MIPI Specification for Virtual GPIO Interface (VGISM)* [**MIPI08**],
330 reducing number of GPIOs used via I3C (In development)

Q7.2 Are there any impending MIPI I3C fixes/errata that should be applied now?

331 Based on learning from the early implementations, I3C Interoperability Workshops, queries from adopters,
332 and reviews by the Sensor WG, this FAQ represents clarifications, planned improvements that can be
333 implemented by I3C v1.0 devices, and other hints about what's coming next.

Q7.3 Are any revisions to MIPI I3C v1.0 expected?

334 Currently, the MIPI Sensor WG is working towards Version v1.1 of the I3C and I3C Basic Specifications,
335 which is expected to add incremental new features while staying backwards compatible with v1.0. That is,
336 v1.1 features which do not impact v1.0 devices will simply be available, whereas others will be enabled based
337 on the capabilities of various Slaves on a v1.1 bus, just as is done with optional features in v1.0.

Q7.4 What new features, if any, are coming to MIPI I3C or I3C Basic?

338 While not finalized yet, the following features are under consideration:

- 339 • Grouped addressing
- 340 • Additional Slave error detection/recovery
- 341 • CCC support in HDR-DDR/TSP
- 342 • HDR-DDR end write
- 343 • HDR-TSP end transfer
- 344 • Clock-to-Data refinement
- 345 • Timing Control disable
- 346 • New minimum t_{IDLE}
- 347 • Slave Reset
- 348 • Multi-Lane, for speed
- 349 • HDR-DDR-end CRC
- 350 • HDR-BT (Bulk Transport Mode)

2.8 Clarification, Disambiguation, and Allowances for v1.0

Q8.1 Can Sync and Async time control be enabled at the same time?

351 **Note:**

352 *This question does not apply to I3C Basic v1.0.*

353 Yes. This is allowed such that the ODR (Output Data Rate) rate controls the IBI rate, and the Async Mode
354 timestamp on the IBI indicates how long ago the sample was collected.

Q8.2 Is there a way to turn off Time Control?

355 **Note:**

356 *This question does not apply to I3C Basic v1.0.*

357 Yes, the SETXTIME code of 0xFF may be used. The MIPI Sensor WG plans to officially define this in I3C
358 v1.1, but I3C v1.0 devices can support it now.

Q8.3 Do I have to wait the full 1ms for Hot-Join?

359 **Note:**

360 *This question does not apply to I3C Basic v1.0.*

361 In I3C v1.1 the MIPI Sensor WG plans to officially define a new t_{IDLE} minimum value of 200 μs , since that
362 is sufficient for all valid uses. I3C v1.0 devices may choose to support that smaller delay now. I3C Basic v1.0
363 already supports a t_{IDLE} minimum value of 200 μs .

Q8.4 Is there any way to exit from an S0/S1 error other than waiting for an Exit Pattern?

364 Yes. An I3C Slave may watch for 60 μs with no SCL or SDA changes to make sure that the bus is not in HDR
365 mode (and therefore must be in SDR mode). After that, it is appropriate to wait for START (assumed to be
366 Repeated START) or STOP.

Q8.5 What happens if the Master crashes during a Read?

367 The I3C Slave may choose to detect 100 μs without an SCL edge. If that happens, it can abandon the Read
368 and release SDA to avoid a bus hang when the Master restarts.

Q8.6 If a device has a t_{SCO} value greater than 12 ns, does that mean it doesn't qualify as an I3C Device?

369 **Note:**

370 *This question does not apply to I3C Basic v1.0.*

371 No. The t_{SCO} (Clock to Data Turnaround delay time) is information provided by Slaves so that system
372 designers can properly compute the maximum effective frequency for reads on the bus. The t_{SCO} number is
373 meant to be used together with the line capacitance (trace length) and number of Slaves and stubs (if present).

374 However, I3C Slaves with t_{SCO} delay greater than 12 ns must:


- 375 • Set the Limitation bit in the Bus Characteristics Register (BCR) to 1'b1,
- 376 • Set the Clock-to-Data Turnaround field of the maxRD Byte to 3'b111, and
- 377 • Communicate the t_{SCO} value to the Master by private agreement (i.e., product datasheet).
- 378 • I3C Basic v1.0 already clarifies this.

Q8.7 Does Figure 44 HDR-DDR Format apply for Command, Data, and CRC? Or only for Data?

379 **Note:**

380 *This question does not apply to I3C Basic v1.0.*

381 Only for Data. The Data bytes are sent the same way as in SDR Mode. The following figure shows how Data
382 is transferred from memory to the I3C Data Line:



383

384 The Command and CRC Byte are each transferred as a packet instead:

385 **Command** (MSb to LSb):

- 386 • Preamble (2 bits)
- 387 • Command (8 bits)
- 388 • Slave address (7 bits)
- 389 • Reserved bit (1 bit)

390 **CRC** (MSb to LSb):

- 391 • Preamble (2 bits)
- 392 • Token (4 bits)
- 393 • CRC Byte (5 bits)
- 394 • Setup bits (2 bits)

Q8.8 Does the Master provide an additional CLK after the Terminate Condition and before the Restart/Exit Pattern, as shown in Figure 52 Master Terminates Read?

395 **Note:**

396 *This question does not apply to I3C Basic v1.0.*

397 No, there is an error in Figure 52. The beginning of the Restart/Exit Pattern should show SCL Low and SDA
398 changing.

Q8.9 In a Hot-Join, when should the DISEC CCC be sent? After ACK, or after NACK?

399 The Hot-Join mechanism allows the Master to first NACK, and then send the DISEC CCC to stop the Hot-
400 Join. If the Master ACKs, that is interpreted as a promise that it will eventually send the ENTDAACCC.

2.9 Conformance Testing

Q9.1 What is a MIPI Conformance Test Suite (CTS)?

401 A MIPI WG develops a Conformance Test Suite (CTS) document in order to improve the interoperability of
402 products that implement a given MIPI interface Specification. The CTS defines a set of conformance or
403 interoperability tests whereby a product can be tested against other implementations of the same
404 Specification.

Q9.2 Is there a CTS for I3C v1.0?

405 Yes. A CTS for I3C v1.0 is being drafted by the MIPI Alliance Sensor WG [*MIPI09*].

Q9.3 What is the scope of tests for the I3C v1.0 CTS?

406 The CTS tests are designed to determine whether a given product conforms to a subset of the requirements
407 defined in the I3C Specification v1.0. The scope of this first version of the CTS is intentionally limited, in
408 order to meet time-to-market requirements imposed by the rapid adoption of I3C in the marketplace, focusing
409 on:

- 410 1. SDR-only Devices without optional I3C capabilities,
- 411 2. All Master and Slave Error Detection and Recovery methods, and
- 412 3. Basic HDR Enter/tolerance/Restart/Exit are in scope, but HDR-DDR is under consideration.

413 Considering the CTS a living document, the Sensor WG plans to continue expanding the scope of the CTS
414 through future revisions that eventually encompass all required and optional features of the I3C Specification.

415 The CTS tests are organized as Master device under test (DUT) and Slave DUT. Tests for each are presented
416 in the order in which they appear in the I3C Specification, to simplify identification of pertinent detail
417 between the two documents.

Q9.4 Does the I3C Interoperability Workshop follow the I3C CTS?

418 Interoperability Workshops will ultimately follow the tests identified in the I3C CTS, as it nears completion.

Q9.5 What details are provided for each I3C CTS test case?

419 Each test in the I3C CTS will contain:

- 420 • A clear purpose
- 421 • References
- 422 • Resource requirements
- 423 • Tracked last technical modification
- 424 • Discussion
- 425 • All test case detail (i.e., setup, procedure, results, problems, and MIPI Product Registry inclusion).

426 DC/AC parametric requirements will be embedded in each test, not split out into a separate PHY-related CTS
427 or subsection.

2.10 Legal & Intellectual Property Related Questions

Q10.1 Is MIPI I3C Basic royalty free?

428 The parties that directly developed the MIPI I3C Basic specification have agreed to license all implementers
429 on royalty free terms, as further described in the I3C Basic specification document [*MIPI10*]. Further, all
430 implementers of the I3C Basic specification must commit to grant a reciprocal royalty free license to all other
431 implementers if they wish to benefit from these royalty free license commitments. And, of course, MIPI itself
432 does not charge royalties in connection with its specifications. MIPI's intent is to create a robust royalty free
433 environment for all implementers of I3C Basic.

434 No set of IPR terms can comprehensively address all potential risks, however. The terms apply only to those
435 parties that agree to them, for example, and the scope of application is limited to what is described in the
436 terms. Implementers must ultimately make their own risk assessment.

Q10.2 What license terms apply to MIPI I3C v1.x?

437 MIPI's regular IPR terms apply to the full MIPI I3C specification. MIPI's terms require that members make
438 licenses available only to other members, as described in the MIPI Membership Agreement and MIPI Bylaws.
439 To benefit from the license commitments, a party must be a MIPI member.

440 For features that are included in MIPI I3C Basic, a MIPI member can implement under the regular IPR terms,
441 or can opt to implement the feature under the I3C Basic framework. If a member opts in to the I3C Basic
442 framework, then they must grant the reciprocal licenses required under that framework. MIPI Alliance
443 members are not required to participate in the I3C Basic license framework, however. Features of I3C 1.x
444 that are not included in I3C Basic are subject only to MIPI's regular IPR terms.

445 Prior to the release of I3C Basic, MIPI had made certain versions of the full MIPI I3C specification available
446 for public review, under "copyright only" terms – that is, MIPI published the specification, but noted that no
447 rights to implement the specification were granted under any party's patent rights. MIPI no longer publishes
448 the full I3C specification publicly. A non-member is not granted any right to implement the full MIPI I3C 1.x
449 specification, either by MIPI or any MIPI member.

450 I3C Basic is available to non-members, as described in question *Q2.1 How can the MIPI I3C Specifications*
451 *be obtained?*

3 Terminology

452 See also *Section 2* in the MIPI I3C v1.0 Specification [*MIPI01*].

3.1 Definitions

453 **ACK:** Short for “acknowledge” (an I3C bus operation)

454 **Bus Available:** I3C bus condition in which a device is able to initiate a transaction on the bus.

455 **Bus Free:** I3C bus condition after a STOP and before a START with a duration of at least t_{CAS} .

456 **Bus Idle:** An extended duration of the Bus Free condition in which devices may attempt to Hot-Join the I3C
457 Bus.

458 **High-Keeper:** A weak Pull-Up type Device used when SDA, and sometimes SCL, is in High-Z with respect
459 to all Devices.

460 **Hot-Join:** Slaves that join the I3C bus after it is already started, whether because they were not powered
461 previously or because they were physically inserted into the Bus. The Hot-Join mechanism allows the Slave
462 to notify the Master that it is ready to get a dynamic address.

463 **In-Band Interrupt (IBI):** A method whereby a Slave device emits its Address into the arbitrated Address
464 header on the I3C bus to notify the Master of an interrupt.

465 **Main Master:** Master that has overall control of the I3C bus.

466 **Master:** The I3C bus device that is controlling the bus.

467 **Slave:** An I3C Slave device can only respond to either Common or individual commands from a Master. A
468 Slave device cannot generate a clock.

3.2 Abbreviations

469 DisCo Discovery and Configuration (family of MIPI Alliance interface Specifications)

470 e.g. For example (Latin: *exempli gratia*)

471 i.e. That is (Latin: *id est*)

3.3 Acronyms

472	See also the acronyms defined in the MIPI I3C v1.0 Specification [<i>MIPI01</i>].
473	CCC Common Command Code (an I3C common command or its unique code number)
474	CTS Conformance Test Suite
475	DAA Dynamic Address Assignment (an I3C bus operation)
476	FAQ Frequently Asked Questions
477	HCI Host Controller Interface (a MIPI Alliance interface Specification [<i>MIPI02</i>])
478	HDR High Data Rate (a set of I3C bus modes)
479	HDR-DDR HDR Double Data Rate (an I3C bus mode)
480	HDR-TSP HDR Ternary Symbol for Pure Bus (an I3C bus mode)
481	I3C Improved Inter Integrated Circuit (a MIPI Alliance interface Specification [<i>MIPI01</i>])
482	IBHR In-Band Hardware Reset (an expected I3C bus feature)
483	IBI In-Band Interrupt (an I3C bus feature)
484	ODR Output Data Rate
485	SCL Serial Clock (an I3C bus line)
486	SDA Serial Data (an I3C bus line)
487	SDR Single Data Rate (an I3C bus mode)
488	SPI Serial Peripheral Interface (an interface specification)

4 References

- 489 [MIP101] *MIPI Alliance Specification for I3C[®] (Improved Inter Integrated Circuit)*, version 1.0,
490 MIPI Alliance, Inc., 23 December 2016 (Adopted 31 December 2016).
- 491 [MIP102] *MIPI Alliance Specification for I3C Host Controller Interface (I3C HCISM)*, version 1.0,
492 MIPI Alliance, Inc., 29 September 2017 (Adopted 4 April 2018).
- 493 [MIP103] *MIPI Alliance Specification for Discovery and Configuration (DisCoSM)*, version 1.0,
494 MIPI Alliance, Inc., 1 July 2016 (Adopted 28 December 2016).
- 495 [MIP104] *MIPI Alliance DisCoSM Specification for I3CSM*, version 1.0, MIPI Alliance, Inc., In press.
- 496 [MIP105] *MIPI Alliance System Integrators Application Note for I3C[®] v1.0 and I3C BasicSM v1.0*,
497 App Note version 1.0, MIPI Alliance, Inc., 8 December 2018 (approved 8 December
498 2018).
- 499 [MIP106] *MIPI Alliance Specification for Camera Serial Interface 2 (CSI-2SM)*, version 2.1,
500 MIPI Alliance, Inc., 14 December 2017 (Adopted 9 April 2018).
- 501 [MIP107] *MIPI Alliance Specification for Debug for I3CSM*, version 1.0, MIPI Alliance, Inc.,
502 In press.
- 503 [MIP108] *MIPI Alliance Specification for Virtual GPIO Interface (VGISM)*, version 1.0,
504 MIPI Alliance, Inc., In press.
- 505 [MIP109] *MIPI Alliance Conformance Test Suite (CTS) for I3CSM v1.0*, CTS version 1.0,
506 MIPI Alliance, Inc., In press.
- 507 [MIP110] *MIPI Alliance Specification for I3C BasicSM (Improved Inter Integrated Circuit)*,
508 version 1.0, MIPI Alliance, Inc., 19 July 2018 (Adopted 8 October 2018).

This page intentionally left blank.